

ABSTRACT OF THE DISCLOSURE

A method for generating a plurality of timing constraints for a circuit design is disclosed. The method generally includes the steps of (A) identifying a plurality of clock signals by analyzing the circuit design, (B) determining a plurality of 5 relationships among the clock signals and (C) generating the timing constraints for the circuit design in response to the clock signals and the relationships.